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Abstract: Scientific workloads are often described by Directed Acyclic task Graphs.
Indeed, DAGs represent both a model frequently studied in theoretical literature and the
structure employed by dynamic runtime schedulers to handle HPC applications. A natural
problem is then to compute a makespan-minimizing schedule of a given graph. In this
paper, we are motivated by task graphs arising from multifrontal factorizations of sparse
matrices and therefore work under the following practical model. We focus on malleable
tasks (i.e., a single task can be allotted a time-varying number of processors) and specifically
on a simple yet realistic speedup model: each task can be perfectly parallelized, but only up
to a limited number of processors. We first prove that the associated decision problem of
minimizing the makespan is NP-Complete. Then, we study a widely used algorithm, Prop-
Scheduling, under this practical model and propose a new strategy GreedyFilling.
Even though both strategies are 2-approximations, experiments on real and synthetic data
sets show that GreedyFilling achieves significantly lower makespans.
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Ordonnancement de Graphes de Tâches Malléables
avec un modèle pragmatique
Résumé : Les applications de calcul scientifique sont souvent décrites
comme des graphes de tâches dirigés et acycliques. En effet, ces graphes
représentent à la fois un modèle étudié fréquemment dans la littérature
théorique ainsi qu’une structure employée par les ordonnanceurs dynamiques
de runtime pour traiter des applications HPC. Un problème naturel consiste
donc à calculer un ordonnancement d’un graphe donné minimisant le temps
d’exécution. Dans ce rapport, nous nous concentrons sur des graphes de
tâches provenant de factorisations multifrontales de matrices creuses et tra-
vaillons donc dans le modèle pragmatique suivant. Nous étudions les tâches
malléables (i.e., une tâche peut être allouée à un nombre variant de pro-
cesseurs) et plus précisément un modèle d’accélération simple mais réaliste:
chaque tâche peut être parallélisée parfaitement, mais seulement jusqu’à un
nombre limite de processeurs. Nous commeno¸ns par prouver que le prob-
lème de décision associé à la minimisation du makespan est NP-complet.
Ensuite, nous étudions sous notre modèle un algorithme largement répandu,
PropScheduling, et proposons une nouvelle stratégie, GreedyFilling.
Même si ces deux stratégies sont des 2-approximations, des expériences sur
des bases de données réelles et artificielles montrent que GreedyFilling
atteint des makespans significativement plus courts.
Mots-clés : Ordonnancement, Graphe de tâches, Tâche malléable, Algo-
rithmes d’approximation
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1 Introduction
Complex computations are often described as Directed Acyclic Graphs (DAGs),
where nodes represent computational tasks and edges represent dependences
between these tasks. This formalism is both very common in the theoreti-
cal scheduling literature [8] and sees an increasing interest in High Perfor-
mance Computing: to cope with the complexity and heterogeneity in modern
computer design, many HPC applications are now expressed as task graphs
and rely on dynamic runtime schedulers such as StarPU [1], KAAPI [14],
StarSS [30], and PaRSEC [4]. Even the OpenMP standard now includes
DAG scheduling constructs [29].
Task graphs are helpful to express the structure of applications and to
take advantage of the potential parallelism they express, sometimes called
inter-task parallelism. However, tasks are often coarse grain and each task
can be executed in parallel on several processing cores. To achieve good
performance, we also want to take into account this intra-task parallelism.
There have been a number of studies to mix both sources of parallelism when
scheduling task graphs, such as [34, 10]. The main difficulty in this context
is to come up with an expressive and yet tractable model for tasks. Task
characteristics are summarized through a speed-up function that relates the
task execution time to the number of processors it is allocated to. In the
present paper, we focus on a simple model where the speedup function is
perfect —that is, equal to the number of processor— until it reaches a given
threshold, after which it stalls and stays constant. This speedup function
models well the performance of linear algebra kernels which are our present
concern, and it has been studied both in theoretical scheduling [6] and for
practical schedulers [28, 35]. Contrarily to most existing studies, we also
assume that tasks are preemptible (a task may be interrupted and resumed
later), malleable (the number of processors allocated to a task can vary over
time) and we allow fractional allocation of processors. We claim that this
model is reasonable firstly because changing allocation of processors is easily
achieved using the time sharing facilities of operating system schedulers or
hypervisors: actual runtime schedulers are able to dynamically change the
allocation of a task [19]. Secondly, given preemption and malleability, it
is possible to transform any schedule with rational allocation to a schedule
with integral allocation using McNaughton’s wrap-around rule [26]. Hence,
we can consider rational allocations that are simple to design and analyze,
and then transform them into integral ones when needed.
The here presented study is motivated and driven by task graphs coming
from sparse linear algebra, and especially from the factorization of sparse
matrices using the multifrontal method. Liu [24] explains that the compu-
tational dependencies and requirements in Cholesky and LU factorization
of sparse matrices using the multifrontal method can be modeled as a task
tree, called the assembly tree. Our target are therefore such trees and the
RR n° 8856
Malleable task-graph scheduling with a practical speed-up model 2
experimental evaluation will focus on them. Having that said, the proposed
algorithms in this paper are not limited to trees, but apply to series-parallel
graphs (SP-graphs) or general DAGs. We will describe and analyse them
correspondingly for the sake of generality.
The contributions of this paper are the following. We apply the per-
fect but limited speedup model to scheduling graphs with malleable tasks.
We first show that this problem is NP-complete. We analyse an allocation
scheme called Proportional Mapping which is commonly used by runtime
schedulers and show that it is a 2-approximation algorithm with tight ratio.
We propose and analyse a simple greedy scheduler, called Greedy-Filling,
and prove that it also is a 2-approximation algorithm. We perform simula-
tions both on synthetic series-parallel graphs and on real task trees and show
that the Greedy-Filling heuristic usually performs better than Proportional
Mapping.
2 Related Work
In this section, we thoroughly review the related work on malleable task
graph scheduling for models of tasks that are close or similar to our model.
We also present some basic resuts on series-parallel graphs.
Models of parallel tasks. The literature contain numerous models for
“parallel tasks”; names and notations are varying and their usage is not al-
ways consistent. The most simple model for parallel tasks is the model of
rigid tasks, sometimes simply called parallel tasks [18]. A rigid task must
always be executed on the same number of processors (that must be si-
multaneously available). In the model of moldable tasks, the scheduler has
the freedom to chose on which number of processors to run a task, but
this number cannot change during the execution. This model is sometimes
called multiprocessor tasks [7]. The most general model is that of malleable
tasks: the number of processors executing a task can change in any way at
any time throughout the task execution. However, numerous articles use
the name malleable to denote moldable tasks like, for instance, [18, 23, 21].
Depending on the variants, moldable and malleable tasks can run on any
number of processors, from 1 to p, or each task Ti may have a maximum
parallelism which is often denoted by δi [7, 2].Furthermore, depending on
the assumptions, tasks may be preempted to be restarted later on the same
set of processors, or on a potentially different ones (preemption+migration).
It should be noted that the model of malleable tasks is a generalization of
the model of moldable tasks with preemption and migration.
An important feature of the models for moldable and malleable tasks is
the task speed-up functions that relate a task execution time to the num-
ber of processors it uses. Some authors, like Hunold [20], do not make
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any assumptions on the speed-up functions. More generally, people assume
the task execution time is a non-increasing function of the number of pro-
cessors [20, 23, 25, 12]. Another classical assumption is that the work is
a non-decreasing function [20, 23, 12] —the work is the product of the
execution time and of the number of processor used— which defines the
model sometimes called monotonous penalty assumptions. Some other work
consider that the speed-up function is a concave function [25]. Several of
the models considered in the literature satisfy all above assumptions: non-
decreasing concave speed-up function and non-decreasing work. This is for
instance the case of the model studied by Prasanna and Musicus [32, 33]
where pi(k) =
p1(1)
kα where α is a task-independent constant between 0 and
1 [32, 33, 17]. Another instance is the model we use in this work, that
is, the linear model [2, 39, 6, 28, 40]: pi(k) = pik . Kell and Havill [22]
added to that model an overhead affine in the number of processors used:
pi(k) =
pi
k + (k− 1)c. This model is also closely related to the Amdahl’s law
where pi(k) =
p
(p)
i
k +p
(s)
i . This law is considered the experimental evaluation
of [12].
Finally, the number of processors alloted to a task can, depending on
the assumptions, either only take integer values, or can also take rational
ones [32, 33, 17, 25].
Results for moldable tasks. Du and Leung [9] have shown that the
problem of scheduling moldable tasks with preemption and arbitrary speed-
up functions is NP-complete.
In the scope of the monotonous penalty model, Lepère, Trystram, and
Woeginger [23] presented a 3 +
√
5 ≈ 5.23606 approximation algorithm for
general DAGs, and a 3+
√
5
2 +  ≈ 2.61803 +  approximation algorithm for
series-parallel graphs and DAGs of bounded width.
Wang and Cheng presented [39] a 3− 2p -approximation algorithm to mini-
mize the makespan while scheduling moldable task graphs with linear speed-
up and maximum parallelism δj (problem P |prec, any , spdp-lin, δj |Cmax).
Results for malleable tasks. The problem of scheduling independent
malleable tasks with linear speedups, maximum parallelism per task, and
with integer allotments, that is P |var , spdp-lin, δj |Cmax, can be solved in
polynomial time [38, 6] using a generalization of McNaughton’s wrap-around
rule [26]. Drozdowski and Kubiak showed in [6] that this problem becomes
NP-hard when dependences are introduced: P |prec, var , spdp-lin, δj |Cmax is
NP-hard. Balmin et al. [28] present a 2-approximation algorithm for this
problem. Their algorithm builds integral allotments by first scheduling the
DAG on an infinite number of processors and then using the optimal algo-
rithm for independent tasks to build an integral-allotment schedule for each
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interval of the previous schedule during which a constant number of proces-
sors greater than p was used. According to Theorem 5 of the present paper,
this algorithm is also a 2 − δminp approximation for makespan minimization
with fractional allotments.
Makarychev and Panigrahi [25] consider the problem P |prec, var |Cmax
under the monotonous penalty assumption and when allotments are rational.
They provide a (2 + )-approximation algorithm, of unspecified complexity
(their algorithm relies on the resolution of a rational linear program; this
linear program is not explicitly given). Furthermore, they prove that there
is no “online algorithm with sub-polynomial competitive ratio” (an online
algorithm is an algorithm that considers tasks one after the other, as in our
greedy algorithms).
Series-parallel graphs. Series-parallel graphs can be recognized and de-
composed into a tree of series and parallel combination in linear time [37]. It
is well-known that that series-parallel graphs capture the structure of many
real-world scientific workflows [3], A possible way to extend algorithms de-
signed for series-parallel graphs to general graphs is to first transform a
graph into a series-parallel graph, using a process sometimes called SPiza-
tion [15, 27] before applying a specialized algorithm for SP-graphs. This was
for example done in [5]. However, note that no SPization algorithm guar-
antees that the length of the critical path is increased by only a constant
ratio.
3 Application model
We consider a workflow of tasks whose precedence constraints are represented
by a task graph G = (V,E,w, δ) of n nodes, or tasks: a task can only be
executed after the termination of all its predecessors. We assume that G is
a series-parallel graph. Such graphs are built recursively as series or parallel
composition of two or more smaller SP-graphs, and the base case is a single
task. Trees can be seen as a special-case of series-parallel graphs. A tree
can be turned into an SP-graph by simply adding one dummy task without
computation cost, that has an edge with every leaf of the tree.
Each task Ti ∈ V is associated with a weight wi that corresponds to the
work that needs to be done to complete the task. By extension, the weight of
a subgraph of G is the sum of the weights of the tasks it is composed of. The
start time ti of a task Ti is defined as the time when the processing of its
work starts for the first time. We denote by p the total number of identical
processors available to schedule G. Tasks are assumed to be preemptible,
malleable, with linear speed-up, and maximum parallelism per task. That
is, each task Ti may be allocated a fractional, time-varying amount pi(t)
of processors at time t. Moreover, task Ti is associated with a threshold
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δi in the number of processors, which limits the speed-up of the task. For
pi(t) ≤ δi, the task is perfectly parallel, and for pi(t) > δi, the speed-up is
equal to the threshold. The completion or finish time of task Ti is thus
defined as the smallest value fi such that∫ fi
0
min(pi(t), δi)dt = wi.
The objective is to minimize the makespan of the application, that is the lat-
est task finish time. Using Graham’s notation, this problem corresponds to
P |prec, var , frac, spdp-lin, δj |Cmax, where frac denotes fractional allocations.
As mentioned in the introduction, it is possible to remove the assumption of
fractional allocation without degrading the makespan thanks to malleabil-
ity: from any fractional schedule, we consider each interval when tasks get a
constant fractional number of processors, and we transform it into an integer
allocation using McNaughton’s wrap-around rule [26]. This may only add a
number of preemptions proportional to the number of tasks for each interval.
In the following, we will often use the length of the critical path of a
task Ti, which is defined as the minimum time needed to complete all the
tasks on any path from this task to any output task of the graph, provided
that an unlimited number of processors is available. This corresponds to the
classical notion of bottom-level [36], when the duration of each task is set
to wi/δi. By extension, the critical path of the entire graph G is the longest
critical path of all its tasks.
Some of the algorithms presented in this paper also apply to some re-
stricted variants of the problem. A notable one is the case of moldable tasks,
which prohibit any variation in the set of processors used by a task: in this
case, pi(t) must be constant on one time interval, and null elsewhere.
4 Complexity
Task malleability and perfect speed-up make this problem much easier than
most scheduling problems. However, quite surprisingly, adding thresholds to
limit the possible parallelism is sufficient to make it NP-complete1.
Theorem 1. The problem of minimizing the makespan is NP-complete.
Proof. We start by proving that this problem belongs to NP. Without loss
of generality, we restrict to schedules which allocate a constant share of
processors to each task between any two task completions. Note that from
a schedule that does not respect this condition, we can construct a schedule
with the same completion times simply by allocating the average share of
processors to each task in each such interval. Given a schedule that respects
1A similar result already appeared in [6], however its proof is more complex and not
totally specified, which makes it difficult to check.
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this restriction, it is easy to check that it is valid in time polynomial in the
number of tasks.
To prove completeness, we perform a reduction from the 3SAT problem
which is known to be NP-complete [13]. An instance I of this problem
consists of a boolean formula, namely a conjunction of m disjonctive clauses,
C1, . . . , Cm, of 3 literals each. A literal may either be one of the n variables
x1 . . . xn or the negation of a variable. We are looking for an assignment of
the variables which leads to a True evaluation of the formula.
Instance definition. From I, we construct an instance J of our problem.
This instance is made of 2n+1 chains of tasks and p = 3 processors. The first
2n chains corresponds to all possible literals of instance I; they are denoted
Lxi or Lxi and called literal chains. The last chain is intended to mimic a
variable “processor profile”, that is a varying number of available processors
over time for the other chains, and is denoted by Lpro.
Our objective is that for every pair of literal chains (Lxi and Lxi), one of
them starts at some time ti = 2(i− 1) and the other at time ti + 1. The one
starting at time ti+1 will have the meaning of True. We will construct the
chains such that (i) no two chains of the same pair can start both at time
ti+ 1 and (ii) at least one chain Lxi or Lxi corresponding to one of the three
literals of any given clause starts at time ti + 1.
For any chain, we consider its critical path length, that is, the minimum
time needed to process it provided that enough processors are available. The
makespan bound M of instance J is equal to the critical path length of the
last chain Lpro, and will be specified later. Thus, to reach M , all tasks of
Lpro must be allocated their threshold, and no idle time may be inserted
between them.
In constructing the chains, we only use tasks whose weight is equal to
their threshold, so that their minimum computing time is one. Then, a chain
is defined by a list of numbers [a1, a2, . . .]: the i-th task of the chain has a
threshold and a weight ai. As a result, the critical path length of a chain is
exactly the number of tasks it contains. We define ε = 1/4n and present the
general shape of a literal chain La, where a is either xi or xi:
La = [1, ε, ε, . . . , ε︸ ︷︷ ︸
2(n−i)
,SelectClause(a)︸ ︷︷ ︸
2m tasks
, ε, . . . , ε︸ ︷︷ ︸
2(n−i)
, 1]
The leftmost and rightmost parts of the chain are dedicated to ensuring that
in each pair of literal chains, one of them starts at time ti = 2(i− 1) and the
other at time ti + 1. The central part of the chain is devoted to clauses, and
ensures that for each clause, at least one chain corresponding to a literal of
RR n° 8856
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time
processor usage
Lpro
Lx1
Lx¯1
Lx2
Lx¯2
t1 = 0 t2 M − t2 M − t1
Figure 1: Example of a possible schedule for the instance J associated to
the formula x1 ∨ x2 ∨ x¯2.
the clause starts at time ti + 1:
SelectClause(a) = [InClause(C1, a), ε, . . . , InClause(Cm, a), ε]
where InClause(Ck, a) =
{
[1− 23nε] if a appears in Ck
[ε] otherwise
In total, the chain La includes 4n + 2m − 4i + 3 tasks. Finally, the profile
chain is defined as follows:
Lpro = [2, 2− ε, . . . , 2− (2n− 1)ε︸ ︷︷ ︸
2n tasks
, L10, L10, . . . , L10︸ ︷︷ ︸
2m tasks
, 2− (2n− 1)ε, . . . , 2− ε, 2︸ ︷︷ ︸
2n tasks
]
where L10 = [1− (23n−2)ε, 3ε]. The critical path length of Lpro definesM =
2m + 4n. Figure 1 presents a valid schedule for the instance corresponding
to the formula (x1 ∨ x2 ∨ x2), which corresponds to the assignment {x1 =
0, x2 = 0}.
From a truth assignment to a valid schedule. We assume here that we
are given a truth assignment of the variables of I: let vi denote the value of
variable xi in this assignment. We construct the following schedule for J : for
all chains, each task is allocated a number of processors equal to its threshold
and no idle time is inserted between any two consecutive tasks. Chain Lpro
starts at time 0 while chain Lxi (respectively Lxi) starts at time ti + 1 if vi
is True (resp. False), otherwise it starts at time ti. It is straightforward
to check that this schedule is valid. Here, we only concentrate on the most
critical part, namely the central part which corresponds to the clauses. We
count the number of processors used during on time interval [2n + 2(k −
1), 2n+ 2k] which corresponds to clause Ck:
• In the first half of this interval, at most 2 literal chains can have a task
of size 1− 23nε since at least one in the tree literals of the clause is true.
RR n° 8856
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Together with the other literal chains and the profile, the maximum
processor occupancy is at most:
2
(
1− 2
3
nε
)
︸ ︷︷ ︸
False literal chains
+ (2n− 2)ε︸ ︷︷ ︸
other literal chains
+ 1−
(
2
3
n− 2
)
ε︸ ︷︷ ︸
Lpro
= 3.
(Remark that because ε = 1/4n, 1− 23nε > ε.)
• In the second half of this interval, at most 3 literal chains can have a
task of size (1− 23nε), which may result in a maximum number of busy
processors of:
3
(
1− 2
3
nε
)
︸ ︷︷ ︸
True literal chains
+ (2n− 3)ε︸ ︷︷ ︸
other literal chains
+ 3ε︸︷︷︸
Lpro
= 3.
The resulting schedule has a makespan of M and is thus a solution to J .
From a valid schedule to a truth assignment. We now assume that
instance J has a valid schedule S and we aim at reconstructing a solution for
I. We first prove some properties on the starting times of chains through the
following lemma. The proof is done by induction on i, by carefully checking
when the first and last tasks of chains Lxi , Lxi may be scheduled, given the
resources which are not used by the previous chains and by Lpro.
Lemma 2. In any valid schedule S for J ,
i. each pair of chains Lxi , Lxi is completely processed during time interval
[ti,M − ti],
ii. one of them is started at time ti and the other one at time ti+1,
iii. all tasks of both chains are allocated their threshold,
iv. there is no idle time between any two consecutive tasks of each chain.
Proof. We prove the lemma by induction on i. It is obviously true for i = 0
(as no chain Lx0 exists). We assume the lemma true for i < n and consider
chains Lxi , Lxi . We first notice that given the induction properties, no pro-
cessor is available before ti and after M − ti, which proves (i). The time
span available for the remaining chains is thus M − 2ti = 4n+ 2m− 4i+ 4
while the critical path of chains Lxi and Lxi is 4n+2m−4i+3: these chains
cannot be started after ti + 1 to be completed within the time span.
We consider the first task of chain Lxi and the first task of chain Lxi .
Both tasks have weight 1. Let A denote the first of these two tasks to
complete (at a time tA) and let B be the other one (which completes at time
tB). Given the 2(i − 1) chains already scheduled, the number of processors
available during interval [ti, ti + 1] is 1 and during interval [ti + 1, ti + 2] is
RR n° 8856
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1+ε. A and B both complete at or after time ti+1. We note tA = ti+1+∆1
and tB = ti + 1 + ∆1 + ∆2 (∆1 ≥ 0 and ∆2 ≥ 0). Note that because of the
critical path length of the remaining tasks of both chains and the limited
time span, ∆1 ≤ 1 and ∆1 + ∆2 ≤ 1. The following figure illustrates the
previous notations and the amount of processors available for tasks A and
B (note that after time tA, B may use only δB = 1 processor).
t
p
1 ∆1 ∆2
1
1 + ε
tA tB
Since wA + wB = 2 work units have to be performed before time tB, we
have
1 + ∆1(1 + ε) + ∆2 ≥ 2
and thus ∆2 ≥ 1−∆1(1 + ε) and tB ≥ ti + 2−∆1ε.
We symmetrically apply the same reasoning to the last tasks C and
D of these two chains, and their starting times tC and tD, assuming that
C is started before D. By setting tD = M − ti − 1 − ∆′1, we get tC ≤
M − ti − 2 + ∆′1ε. We distinguish between two cases, depending on the
chains to which A, B, C, and D belong to:
• In the first case, we assume that A and D belong to the same chain.
We consider the other chain, containing B and C. Because exactly
4(n− i) + 2m+ 1 tasks need to be processed between these two tasks,
we have
tC ≥ tB + 4(n− i) + 2m+ 1
which gives
∆′1ε ≥ 1−∆1ε
We have ∆1 ≤ 1 and similarly, ∆′1 ≤ 1. Together with the previous
inequality, this gives ε ≥ 1/2 which is not possible since ε = 1/4n.
Hence B and C cannot belong to the same chain.
• In the second case, we consider that A and C belongs to the same
chain. Because exactly 4(n − i) + 2m + 1 tasks need to be processed
RR n° 8856
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between A and C (and between B and D), we have
tC ≥ tA + 4(n− i) + 2m+ 1 and tD ≥ tB + 4(n− i) + 2m+ 1.
This gives
2m+ 4n− ti − 2 + ∆′1ε ≥ ti + 1 + ∆1 + 4(n− i) + 2m+ 1
and
2m+ 4n− ti − 1−∆′1 ≥ ti + 2−∆1ε+ 4(n− i) + 2m+ 1,
which are simplified (using ti = 2(i− 1)) into
∆′1ε ≥ ∆1 and ∆′1 ≤ ∆1ε.
This leads to ∆1 ≤ ∆1ε2. As 0 < ε < 1, we have ∆1 = 0, so tA = ti+1.
Then, no processor can be allocated to B during [ti, ti+1].
In other words, one task among the first task of Lxi and the first task of
Lxi is fully processed during interval [ti, ti + 1] and the other one is not
processed before ti+1. Because of its critical path length, the chain starting
second must be processed at full speed (each task being allocated a number
of processors equal to its threshold) and without idle time in the interval
[ti + 1,M − ti], which in particular proves (ii). The last task of the chain
starting at time ti must then be completed at time M − ti − 1, and thus
this chain must also be processed at full speed and without idle time. This
proves (iii) and (iv).
For each literal chain which starts at time ti + 1, we associate the value
True in an assignment of the variables of I, and we associate the value
False to all other literals. Thanks to the previous lemma, we know that
exactly one literal in the pair (xi, xi) is assigned to True. Furthermore, not
three tasks of size 1− 23nε can be scheduled at time 2n+ 2(k− 1) because of
the profile chain, as this would lead to a number of occupied processors of:
3
(
1− 2
3
nε
)
︸ ︷︷ ︸
3 False literal chains
+ (2n− 3) ε︸ ︷︷ ︸
other literal chains
+ 1−
(
2
3
n− 3
)
ε︸ ︷︷ ︸
Lpro
= 4−2
3
nε = 4−1
6
> 3 = p.
Thus, at least one literal of each clause is set to True in our assignment.
This proves that it is a solution to I.
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Algorithm 1: ProportionalMapping (G = (V,E,w, δ), p)
1 if The top-level composition is the series composition of K sub-graphs
then
2 Allocate pk = p processors to each subgraph
3 else The top-level composition is the parallel composition of K
sub-graphs
4 Allocate the ratio of processors pk = Wk∑
KWj
p to subgraph k,
1 ≤ k ≤ K, where Wk is the weight of sub-graph k
5 Call ProportionalMapping (sub-graph k, pk) for each sub-graph k
5 Proportional Mapping
The first algorithm to be studied is the widely used “proportional map-
ping” [31]. In this approach, a sub-graph is allocated a number of processors
that is proportional to the ratio of its weight to the sum of the weights of all
sub-graphs under consideration. Based on the composition of the considered
SP-graph G, Algorithm 1 allocates a share of processors to each sub-graph
and eventually each task. A given graph G (with SP-graph characteristics)
can be decomposed into its series and parallel components using an algo-
rithm from [37]. Observe that the threshold δi is not considered in this
proportional mapping.
The schedule corresponding to this proportional mapping is simply to
start every task as early as possible (i.e. after predecessors have completed)
with min {δi, pi} processors, as given in Algorithm 2.
Algorithm 2: PropScheduling (G = (V,E,w, δ), p)
1 Call ProportionalMapping (G, p) to determine pi for each task
Ti ∈ G
2 Order tasks of G in topological order list L
3 foreach Ti ∈ L do
4 Start Ti with min {δi, pi} processors as early as possible, i.e. after
all predecessors completed
Given the proportional mapping, there are always enough processors
available to do that. It is worth noting that the created schedule is com-
patible with the moldable model; tasks use the same number of processors
during their entire execution. As such, Algorithm 2 can also be used for the
moldable model.
In the case of perfect parallelism (i.e., δi ≥ p, ∀Ti ∈ G), there is no idle
time as all tasks of a parallel composition terminate at exactly the same time
(due to the proportional mapping). Hence, this schedule achieves the optimal
RR n° 8856
Malleable task-graph scheduling with a practical speed-up model 12
makespan M∞ =
∑
i∈G wi
p . For the general case the following theorem holds.
Theorem 3. PropScheduling is a 2-approximation algorithmfor makespan
minimization.
Proof. We first note that the optimal makespan without thresholds, M∞, is
a lower bound on the makespan M with thresholds. With MOPT being the
optimal schedule length, we have M∞ ≤ MOPT ≤ M and we want to show
M ≤ 2MOPT.
The critical path cp of G, as defined in Section 3, is a longest path in
G, where length is defined as the sum of the work of each task on the path
divided by its threshold, len(cp) =
∑
i∈cp
wi
δi
. Naturally, the critical path
length is another lower bound on the optimal makespan, len(cp) ≤MOPT.
Consider the schedule produced by PropScheduling. There is at least
one path Φ in G from the entry task to the exit task, with no idle time
between consecutive tasks. In other words, the next task starts execution
when the previous one finishes.This follows from the fact that we start tasks
as early as possible, so this is always true between the tasks of every serial
composition of the SP-graph G, and it is true for at least one task in every
parallel composition. The execution length of this path is the makespan M ,
because it includes no idle time and that it goes from entry to exit task. It
is given by
M =
∑
i∈Φ
wi
min {δi, pi}
Let us divide the tasks of Φ into two sets: the set A of tasks that are executed
with their threshold processors δi and the set B of tasks that are executed
with the allocated number of processors pi < δi, with A ∪ B = Φ. We then
have
M =
∑
i∈A
wi
δi
+
∑
i∈B
wi
pi
The first term is per definition less than or equal to the length of the critical
path len(cp). The second term consists only of tasks that are executed with
their proportionally allocated processors, so it is less than or equal to the
optimal length without threshold M∞. We then get the desired inequality:
M =
∑
i∈A
wi
δi
+
∑
i∈B
wi
pi
≤ len(cp) +M∞ ≤ 2MOPT
So PropScheduling is a 2-approximation algorithm and the factor is
asymptotically tight, as shown in the following corollary.
Corollary 4. The approximation factor 2 for PropScheduling is asymp-
totically tight.
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Proof. Consider the tree of Figure 2, where k chains of two tasks each are
connected to the root. The tasks are of two different types. The ones closer
to the root (depicted as narrow and long) are called type S and have a
threshold of δS =  and a size which is a multiple of , between 1 and k.
The leaves are called type P (depicted as rectangular), have no threshold,
i.e. δP ≥ p, and a computation size as given in the figure. The number of
processors is p = W . Let  be very small in comparison to W and k, and k
be small in comparison to W .
With PropScheduling each chain is allocated p/k processors. Hence
all chains are processed in parallel and the makespan is determined by the
rightmost chain. In that chain, the S task takes k time units (due to δS = )
plus the execution of the P task with all processors p/k:
Mpro = k +
W
p
k
In an optimal schedule, the processors are not all allocated statically, but
first allocated to the rightmost chain to complete its P task, then to the one
left to it (minus  processors) and so on. The resulting makespan is:
Mopt = k +
W
p
+O()
The ratio of those makespans is then:
Mpro
Mopt
=
kp+ kW
kp+W
+O(1/)
and with p = W we get
Mpro
Mopt
=
2pk
p(k + 1)
+O(1/)
When k and p tend to infinity, the ratio tends to 2.
PropScheduling has the following complexity. The recursive process-
ing of sub-graphs in ProportionalMapping is O(|V |). A topological order
for a directed acyclic graph is created in O(|V |+ |E|). Scheduling each task
as early as possible is also O(|V |+|E|), because each predecessor relationship
corresponds to one edge which is only checked once. So the total complex-
ity of PropScheduling is O(|V |+ |E|), which is O(|V |) for the addressed
SP-graphs (as O(|E|) = O(|V |)).
6 Greedy-filling
The proportional mapping studied in the previous section might be a com-
mon approach, but it does not make use of the malleability of tasks and
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root
δ =  δ =  δ =  δ =  δ = 

2
3
(k − 1)
k
W + (k − 1)
W + (k − 2)
W + (k − 3)
W + 
W
Figure 2: Tree for proof of tightness of approximation factor of Propor-
tionalMapping
is restricted to SP-graphs. In this section we study an algorithm, called
GreedyFilling, that does not have these limitations. It considers one task
at a time and greedily “fills” the possible empty spaces in the schedule.
An essential part in this heuristic is to keep track of how many processors
are available at each time. For this, we propose to use a sorted set of pairs
〈τk, pk〉, called availProcs. Each pair represents the time τk from which on
pk processors are available until the time τk+1 of the next pair 〈τk+1, pk+1〉.
The sorted set property means that times are distinct and in ascending order.
Also, for any two consecutive pairs, the numbers of processors are different
(otherwise the later of the two pairs is not meaningful). All additions to,
and modifications of, availProcs keep these properties intact. In particular,
if the numbers of processors of two consecutive pairs become identical, then
the later pair is removed.Figure 3a illustrates this data structure with six
pairs, 〈τk, pk〉, k ∈ {1, . . . , 6}, depicting the available processors at the six
times (note that p6 = p).
Using the availProcs data structure, the GreedyFilling algorithm is
proposed in Algorithm 3. The principle of the algorithm is simple. First, each
task is given a distinct priority. Then, the algorithm successively schedules
the tasks, always choosing a free task Ts with highest priority. A task T is
free when all of its parents have already been completely scheduled. When
a task is scheduled, it is “poured” into empty spaces of the schedule. This
means it starts as early as it can, which is at the earliest processor availability
time from availProcs that is at or after Ts’s ready time ready(s). A task T’s
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Figure 3: Processor availability behavior with GreedyFilling.
ready time is the highest finish time of its parents or zero if T has no parent
(i.e., is a source task). The task Ts greedily uses as many processors as it can,
which is the smaller of its threshold δs and the number of processors available
at the time. Given that processor availability changes over time, we must
determine the number of processors that can be used during each interval of
availability times of availProcs until Ts is completely scheduled. Figure 3b
illustrates the adding of task Ts to the schedule. Its ready time, and hence
it earliest start time, is τ3 at which time it starts. During the interval [τ3, τ4]
the processors it can use is limited by its threshold δs. After τ4 it uses all
available processors pk and completes at time fs. This time becomes a new
time-processors pair to be added to availProcs. The resulting availability
profile after Ts has been added is given in Figure 3c.
It is interesting to note that if the total number of processors p and all
thresholds are integers (δi ∈ N, ∀Ti ∈ V ) then also all allocated processors
pi will be integers too.
Theorem 5. GreedyFilling is a 2 − δminp approximation for makespan
minimization,with δmin = minTi∈V δi.
Proof. This proof is a transposition of the classical proof by Graham [16].
In any schedule produced by GreedyFilling, let T1 be a task whose com-
pletion time is equal to the completion time of the processing of the whole
task graph. We consider the last time t1 prior to the start of the execution
of T1 at which not all processors were fully used. If the execution of T1
did not start at time t1 this is only because at least one ancestor T2 of T1
was executed at time t1. Then, by induction we build a dependence path
Φ = Tk → . . . → T2 → T1 such that all processors are fully used during
the execution of the entire schedule except, at least partially, during the
execution of the tasks of Φ.
We consider the execution of any task Ti of Φ. At any time during the
execution interval(s) of Ti (due to malleability it might be executed in dis-
connected intervals), either all processors are fully used, or some processors
are (partially) idle and then, because of Step 10, δi processors are allocated
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Algorithm 3: GreedyFilling (GDAG = (V,E,w, δ), p)
1 Assign distinct priority priority(i) to each task Ti ∈ GDAG
2 FreeTasks← source tasks; availProcs← 〈0, p〉
3 while FreeTasks 6= ∅ do
4 Ts ← arg maxTj∈FreeTasks{priority(j)} // select task
5 w∆ ← ws // Initialize work to be done
6 foreach 〈τk, pk〉 ∈ availProcs in order with τk ≥ ready(s), skip if
pk = 0 do
7 if 〈τk, pk〉 is last pair in availProcs then interval←∞
8 else interval← τk+1 − τk
9
10 usedProcs← min{δs, pk}
11 Replace 〈τk, pk〉 by 〈τk, pk − usedProcs〉 in availProcs
12 if w∆ = ws then ts ← τk // first part, set start time
13 if w∆/usedProcs > interval then
w∆ ← w∆ − interval · usedProcs
14 else // rest of task fits in interval
15 fs = τk + w∆/usedProcs // set finish time
16 availProcs← availProcs ∪ 〈fs, pk〉
17 break // break out foreach loop
18 FreeTasks← FreeTasks \ {Ts} ∪ free children of Ts
to Ti. Therefore, during the execution of Ti, the total time during which not
all processors are fully used is at most equal to wiδi and there are at most
p − δi idle processors. Let Idle denote the sum of the idle areas, i.e., idle
periods multiplied by idle processors, in the schedule. Then we have:
Idle ≤
k∑
i=1
(
wi
δi
× (p− δi)
)
≤ (p− δmin)×
k∑
i=1
wi
δi
≤ (p− δmin)MOPT.
The last inequality comes from the fact that
∑k
i=1
wi
δi
is a lower bound on
the execution time of the path Φ, and thus a lower bound on the optimal
makespan.
Let Used denote the sum of the busy areas in the schedule. Then Used =∑
iwi and thus Used ≤ p×MOPT. LetM be the makespan of the considered
schedule. Then we have:
p×M = Idle + Used ≤ (2p− δmin)MOPT.
Note that the above proof makes little reference to how the schedule of
GDAG has been constructed. The only important characteristic is that the
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algorithm never leaves a processor deliberately idle if there are tasks that
could be scheduled. Hence, the above approximation factor will also apply
to other algorithms which adhere to that characteristic.
GreedyFilling has the following complexity. Assigning a priority to
each task and always selecting the free task with the highest priority has a
total complexity of O(|V | log |V |), for example by using a heap based pri-
ority queue for FreeTasks. Checking for newly freed tasks in the last line
amortises to O(|E|) for all tasks, as every edge is only checked once. For
every task at most O(|V |) processor availability intervals are checked, as the
bounds of the intervals are finishing times of tasks of which there are at most
O(|V |). As this is done for each task, the complexity of this step is O(|V |2),
which is also the total complexity of GreedyFilling as it dominates the
other components.
7 Simulations
In this section, we compare the proposed GreedyFilling algorithm to
two existing algorithms: PropScheduling, described earlier, and a 2-
approximation, FlowFlex, proposed in [28] to solve a more general problem
with multiple applications. In summary, FlowFlex first runs an algorithm
similar to GreedyFilling on an infinite number of processors and then
divide the obtained schedule into time intervals with constants allocations.
On each such interval, if the total number of used processors exceed their
actual number, the allocation is proportionally scaled down to fit the limit
and the duration of this interval is increased. Note that PropScheduling
does not take advantage of task malleability, while both GreedyFilling
and FlowFlex do.
The following simulations are performed on two different datasets:
• First, we consider synthetic random SP-graphs of 5000 nodes, whose
generation is detailed below. In order to compute a random SP-graph
of x > 1 nodes, we obey the following recursive strategy: toss k uni-
formly in [1, x−1]; with a probability of 1/2, build a series composition
of two random SP-graphs of respectively k and x− k nodes, and oth-
erwise, build a parallel composition of these graphs. Then, in order
to compute a random task (i.e., a random graph of x = 1 node), we
choose its weight uniformly in [1; 1000], and we choose its threshold
to be proportional to its weight (with a factor of f = 0.01). This
dataset has two variants, one where the threshold and the weight of
a task are proportional (δi = α × wi, with α = 0.01), denoted by
Synth-Prop, and one where some randomness is introduced in this
relation (α ∈ [0.001, 0.1] with log uniform distribution), denoted by
Synth-Rand.
• Second, we consider the assembly trees of a set of actual sparse matri-
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ces, which corresponds to the task graphs of the factorization of these
matrices using multifrontal methods. In total, we consider more than
600 trees which may have a very large number of nodes, so we aggregate
nodes such that at most 1000 nodes remain and their weight is larger
than a given threshold (100 kFLOP). Here, the threshold of tasks is
also proportional to their weight This dataset is denoted by Trees.
The last dataset Drl consists of assembly trees of a set of sparse matri-
ces obtained from the University of Florida Sparse Matrix Collection
(http://www.cise.ufl.edu/research/sparse/matrices/). The de-
tails concerning the computation of the data set can be found in [11].
The data set consists of more than 600 trees each containing between
2, 000 and 1, 000, 000 nodes with a depth ranging from 12 to 75, 000. In
order to simplify the dataset, we aggregated the trees by merging the
smallest tasks to their parent, i.e., adding their weight, so that each
tree now consists of 1, 000 nodes. Then, we set the threshold of each
node being proportional to its weight.
In Figure 4, we present the makespan of PropScheduling, FlowFlex
and GreedyFilling normalized by the classical lower bound on makespan:
the maximum of the critical path and of the total work divided by the number
of processors. Since all graphs do not have the same intrinsic parallelism,
they exhibit different behaviors for the same number of processors. Thus, we
first estimate the inter-task parallelism in a given graph using the following
formula:
para =
makespan with all thresholds at 1 and infinite resources (p =∞)
makespan with all thresholds at 1 and (p = 1)
Then, the number of processors is normalized using this quantity: pnorm =
p/para. We run the simulations on similar values of the normalized number
of processors in order to better illustrate the behavior of the algorithms. In
Figure 4, linked dots depict the average over all trees and the ribbon shows
the 80% of the results that are between the first and ninth decile.
We first notice that PropScheduling and FlowFlex always give
longer schedules. For very small or very large numbers of processors, the
problem is simplified and all algorithms reach the same makespan: with
very few processors, the thresholds do not influence the solution, and with
an abundance of processors, there is no need to share the resources. Thus, the
maximum gain of the proposed GreedyFilling is reached for an interme-
diate number of processors which depends on the algorithm and the intrinsic
parallelism of the task graph. One may note that a threshold not propor-
tional to the weight (as in Synth-Rand) leads to a larger maximum gap
between the algorithms, which appears for fewer processors. Quantitatively,
one can expect a maximum gain of 27% on a random graph, by switching
from PropScheduling to GreedyFilling, and 24% when switching from
FlowFlex to GreedyFilling.
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Figure 4: Normalized makespan of PropScheduling and GreedyFilling
on Synth-Prop (left) and Synth-Rand (right).
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Figure 5: Normalized makespan of PropScheduling and GreedyFilling
on a single family of Trees.
On the Trees dataset, GreedyFilling outperforms PropSchedu-
ling and FlowFlex in respectively 33% and 25% of the cases, and is
outperformed by any of both in only 3% of the cases. For each tree, the
algorithms exhibit the same behavior than the one outlined on Figure 4.
However, the position and height of this characteristic shape widely vary
among families (trees obtained from the same matrix using different order-
ing and amalgamation parameters). The maximum expected gain is smaller
(around 15%). On Figure 5, we present the makespans achieved by the
three algorithms normalized by the same lower bound as before on the 8
trees of a single family of Trees. The linked dots depict the average over
this family and the ribbon shows the minimum and maximum makespans.
The interested reader can find all results listed in Appendix A, each graph
corresponding to a single family of Trees.
To explain the good behavior of GreedyFilling compared to its com-
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petitors, we remark that it takes advantage of task malleability, contrarily to
PropScheduling. Moreover, FlowFlexmay produce gaps during its first
phase, that is, time intervals with low processor utilization, which cannot be
filled later; it only uses task malleability to cope with resource limitation.
8 Conclusion
In this paper, we have studied how to schedule graphs of malleable tasks with
a perfect but bounded parallelism. We first proved the NP-completeness
of the makespan minimization problem. Then, we show that the exist-
ing PropScheduling scheduling heuristic is a 2-approximation algorithm.
Then we introduced GreedyFilling, a simple greedy policy that we also
proved to be a 2-approximation algorithm. Using extensive simulations,
we compare these two heuristics together and also against FlowFlex, an-
other 2-approximation proposed in [28]. GreedyFilling gives the smallest
makespan in most configurations and achieves noticeably lower makespans,
both on synthetic and realistic graphs. For instance, on random graphs, for
the maximum expected gain in makespan is around 25%.
This work could be extended by focusing on the more constrained mold-
able model in which the processing power alloted to a task cannot vary
during its execution. Both theoretical and practical directions could be con-
sidered. First, it would be interesting to quantify the theoretical gain of
allowing malleability and, then, to design certified and efficient heuristics for
the moldable model.
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A Extensive simulation results
We list in this appendix the results presented in Section 7.
Algorithm GreedyFilling PropScheduling FlowFlex
Figure 6: Legend common to all graphs of Appendix A.
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